GaN based Photonic Integrated Circuits (PICs) have now become a global contender for their wide range of applications owing their physical characteristics. The GaN material system acts as a promising platform; compatible with silicon and sapphire substrates. Both the carrier transport and carrier removal techniques are vital to develop the efficient platform for the integration of photonic circuits. We demonstrate the carrier removal mechanism in silicon (Si) doped GaN (0001) epitaxially grown on c-plane sapphire wafer using ion engineering of the devices. Ion-engineered regions within the active layers of the device are modelled, fabricated and characterized to assess the isolation created. Helium and Carbon ions with predesigned doses and energies are used to irradiate the device structures. We have modelled and fabricated ion-engineered regions within the active layers and studied the carrier transport properties on said regions to isolate that particular part with either of active photonic components placed at the common platform. After ion irradiation, detailed analysis in terms of electric field dependent current characteristics, sheet resistance, carrier mobilities, activation energies, dark and photo currents under zero (ground) and multiple biases are examined to see the extent of charge leakage and to map the charge behavior under nominal operation. Device characteristics under wide regime of annealing temperatures ranging from 300 • C to 1000 • C are mapped to evaluate the thermal stability of implant driven isolated regions. Activation energies of implanted and parent regions has also been studied. The dark and photon driven electric currents at ground and under biased have been measured to investigate the photo-induced transport phenomenon.
I. INTRODUCTION
GaN with its low thermal generation rates and high breakdown fields promises to be stronger contender for development of future electronic applications, optoelectronic devices [1] and photonic circuits. Besides silicon, the GaN on sapphire (Al 2 O 3 ) substrate is also being considered as a persistent platform for Photonics Integrated Circuits (PICs) [2] . The main advantage of sapphire substrate for GaN devices is its low microwave loss compared to Si based PICs [3] . In recent studies monolithic integration of active and passive components i.e. transmitters, receivers and interconnects are fabricated on the GaN-on-Si platform [4] , [5] .
In PICs, there may be two or more active (electro-optical) and passive (waveguide) components integrated on a single chip. In order to ensure their efficient operation, there should be no electrical interference between these components for The associate editor coordinating the review of this manuscript and approving it for publication was Jiang Wu.
which an electrical isolation region is highly desired. In order to further ensure the planarity of the device surface required for optimum photonic activity, implant isolation is generally preferred over mesa etching. Despite the fact that GaN over silicon has been around for quiet sometime; the Si based platforms are unfavorable to be adopted because of their low optical transmission capability due to their strong visible light absorption. Sapphire, on the other hand can not only minimize the absorption loss but also increase the internal quantum efficiency of overall platform [6] , [7] with this pursue; successfully integrated light emitting diodes, photodetectors and waveguides on a single GaN-over-Sapphire platform with minimal optical crosstalk and high data signal rates has recently been achieved [2] . However, one area where potential of GaN-over-sapphire device matrix remains less addressed is to fabricate the well-isolated regions within the PICs to avoid the crosstalk between active and passive components on a pre-designed platform. As multiple photonic components are integrated on a single chip to enhance the VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ functionality of a single platform in PICs, it is important to minimize the crosstalk in order to ensure the throughput and integration capacity. This in turn offers advantage like high speed transmission, reduced power consumption, on-wafer testing capabilities and increased system robustness and stability. Ion implantation stands out as an ideal processing tool for doping and implant isolation in III-V semiconductors [8] , [9] for versatile applications including the development of PICs [10] . Ion Implantation is known to induce high lattice disorder resulting in decrease of material conductivity and creating highly resistive regions [8] . In this study we have mapped the detailed analysis on the carrier removal techniques of GaN based photonic ICs. For this we have chosen ion irradiation techniques for inter and intra device isolation within the common photonic platform. To achieve this metrology, we have chosen He + and C + ions to isolate active region of the photonic platform. To see the extent of this carrier isolation we have initially modelled the ion distribution and its physical damage impact in terms of vacancies created by ion displacements at a particular depth of GaN platform. Physical ion implantations of subject ion are irradiated on GaN platform followed by relatively lower and higher temperature annealing cycles ranging from 300 • C to 1000 • C. To map the carrier removal phenomena, detailed electrical analysis has been investigated particularly on subject irradiated span of photonic platforms. We have also investigated the photo-induced charge voltaicity on subject areas of GaN device to map its carrier isolation impact at ground (0V) level bias. Also, we have mapped the extent of photo current levels under multiple photonically active bias regimes ranging from 1-5V. Activation energies, sheet resistances and mobilities magnitudes of pre-and post-ion irradiated regions under all subject annealing temperatures have also been investigated in detail.
II. DEVICE SIMULATIONS
Initially the n-GaN matrix shown in Fig. 1 was simulated in Monte Carlo based computer code, namely, Stopping and Ranges of Ions in Matter (SRIM) [20] . The software predicts the ion placement into the device under test with specific dose and ion energy. The ion distribution and vacancy (density profiles) within the device matrix are shown in Fig. 2 for He + dose of 1 × 10 14 cm −2 at 800 keV and C + dose of 1 × 10 14 cm −2 at multi-energies of 800 keV, 1200 keV and 2500keV; respectively.
The energy schedules were intentionally selected in such a manner to map the damage extent to same depth within the device structure. Normally implant isolation is achieved by employing damage induced deep levels and chemical induced deep levels. For this matter we have employed He + ion which would create damage related isolation and for C + ion which may also cause mainly the chemical induced isolation. The vacancy and ion distribution profile are another important factor that may critically contribute to the damage related isolation and chemical related isolation respectively within the device matrix. The average vacancies and ion profiles with respect to the depth into the device for both the cases are presented in Fig. 2 . C + ion shows greater vacancy profile as compared to He + one. This may be due to the heavier mass and physical volume of C + ion, however He + ion have greater penetration with respect to C + . The straggles associated with the projected ranges in each case at every implant energy used are within the acceptable limits for our design requirements.
III. EXPERIMENTAL SETUP
To achieve inter and intra device isolation on PICs platform, physical implant schemes are adopted. For this 5 MV pelletron tandem accelerator (5 UDH-2-NEC) was used at National Centre for Physics, Islamabad. Implantation routines are performed on n-type GaN device (Si-doped with ∼ 10 19 cm −3 ) grown on to c-plane both sided polished sapphire's substrate. The initial thickness of n-GaN was about 5µm with Ga-faced polarity. Before ion implantation, samples of size 1cm × 1cm were cleaved from the parent wafer and cleaned with standard recipe. The multi-implant C + and He + samples were treated at different devices in each case. The schematic pictorial of overall experimental process and sample's geometry is shown in Fig. 1 .
For electrical and electro-optical characterization, I-V metrology system, Hall Effect SWIN-8800 and ASMEC was utilized whereas for post-implant annealing was performed on Rapid Thermal Processor (GSL-1500X-50RTP).
IV. RESULTS AND DISCUSSION
Based on the simulation results, one may predict the closest placement of ions within the device matrix that may be used for the electrical isolation due to the larger extent of physical damage into the device structure. For both the cases larger possibility exists to damage the host and to achieve implant driven carrier isolation phenomena. To gauge the maximum damage into the host lattice we have adopted multi-implant strategy for C + (ion) case so that a probable larger number of vacancies are available within the device matrix. For He + case, out of the simulated data, a single energy of 800 keV with a dose of 1 × 10 14 cm −2 was chosen. For both implant cases ion irradiation was performed at a specific region within the device structure with the unwanted area duly capped (refer to Fig. 1 ) in order to isolate two conductive regions which otherwise are electrically and optically active. The implant parameters for subject isolation schemes are shown in table 1.
This is well established that by ion implantation, surface of host lattice may badly be damaged due to the inter and intraatomic collisions [21] . As a result, the physical characteristics of device is likely to alter. After the physical ion implantation, the carrier transport properties, the extent of photo currents at different biased voltages and same characteristics at multiple annealing temperatures were investigated to gauge the extent and thermal stability of isolation characteristics. Fig. 3a , 3b & 3c shows the two-point current-voltage characteristics of as implanted, annealed and host n-GaN device matrix.
The He + as implant case shows lower current magnitudes as compared to multi implant C + cases. This lower current magnitude provides an insight that the extent of damage because of the He + ion implantation is more than that of C + implants. C + being relatively heavier than He atoms may yield larger number of inter and intra-atomic collisions with specific kinetic energies, but its carrier removal rate may get influenced by its relatively higher electro negativity. After ion implantation the said samples was treated under rapid thermal annealing at 500 • C for 60 seconds. At this temperature the system contributes less current under given bias due to the possible higher magnitudes of electrical isolation achieved. As the annealing temperature increases further, the carrier removal/isolation capability of the said matrix goes on decreasing. This may be due to chemical nature of carbon atoms as known in some other works for GaN devices [22] .
This may also be realized from Fig. 3(a-b ) that the applied electric field also influences the current regimes in the device matrix (signature of the extent of damage occurrence within the lattice). For example in Fig. 3(b) ; for less than one-volt operating voltages (at 0.5 V), the current is in the tune of ∼ 5.75×10 −11 A for samples annealed at 700 • C, whereas the similar C + -implanted samples reflected around 3.65 × 10 −9 A when subjected to 1000 • C anneals and measured at 0.5V bias. At slightly higher operating voltages, for instance at 5V; the field tends to alter this trend. At 1000 • C annealing temperature, C + implanted devices show higher extent of leakage, which may be due to carbon atoms acted as chemical impurity with the host of the implant driven lattice damage recovery by virtue of annealing. There may be a possibility of having both of these phenomena occurring at the same time. main advantage of He + is its inert nature contributing to the damage alone events. At rather higher annealing temperatures, the charge flow from electrically isolated region tends to increase due to the larger extent of implant driven damage recovery. The charge flow in higher isolation regime approaches 1.7 × 10 −10 A at 600 • C and the extent of charge leakage increases up to 6.1 × 10 −5 A at 1000 • C. However, at higher annealing temperatures the trap density rapidly falls below the carrier concentrations and carriers returned to the respective conduction and valence band edges [23] . Although Carbon ion have higher mass than the He + ions, but He + ion shows ionic size hindrance effect, which is independent of the mass. This limitation explains why Carbon is not able to penetrate deeper into the lattice, even with multiple energy implants [24] .
Another parameter that may readily influence the isolation of the inter and intra device regions is the activation energy and governed by the (1) below:
Here 'σ s ' the conductivity at temperature 'T', 'E a ' is the activation energy, 'K' is the Boltzmann's constant (= 8.617× 10 −5 eVK −1 ) and 'T' is the temperature in Kelvin. By linear approximation of (1), activation energies for all cases (reference device without implant and annealing; C + -implanted devices, He + -implanted devices and post implant annealed devices in both He + and C + cases) were calculated as shown in Fig. 4(a & b) . The activation energy is the minimum energy needed to the carriers (available in the implant driven electrically isolated region) to conduct. Fig. 4 shows the trend of activation energies for He + and C+ implanted devices and those which are annealed after implantation. The activation energy of parent Si doped GaN matrix was around 0.0776 eV, and 0.494 eV and 0.416 eV for an implanted He + and C + cases; respectively. The higher magnitude of activation energy of He + shows that larger physical damage was produced as compared to C + implants. Thus, relatively higher energy is needed to conduct He + implant region as compared to C + isolated region. Consequently, less amount of charge carriers will flow from subject device stack.
For both implant cases the initial thermal flux (300 • C for He + and 500 • C for C + ) enhances the isolation. For effective channel cases for electro-optical and photonic activity, less carriers and large amount of activation energy is required so that minimum leakage occurs from subject region. A general rule of thumb for achieving acceptable isolation in GaN device stacks is that the implanted region should have a sheet resistance in the tune of 10 7 /sq [9] , [16] , [25] , [26] . Fig. 5a & 5b shows the sheet resistance and sheet carrier mobility characteristics of all the devices implanted with C + and He + as well as those which were subsequently annealed. The sheet resistance of initial n-GaN over sapphire platform was measured as 16.9 /sq. When this sample was irradiated with C + and He + implantation routines (separately), the sheet resistance increases 10 9 times as compared to the parent device. This was primarily thought to be due to defects formed because of the implantation assisted damage of the lattice. As a result of these traps, carriers removed from the bands contributed to significantly increase the sheet resistance [18] . The extent of damage, as shown in Fig. 5 , produced from He + ion irradiation is larger as compared to C + implants.
For all annealed cases, the isolation achieved in the device matrix using He + ion is deeper than the multi energy implant C + case. Although the carbon multi energy implants produce large extent of physical damage in form of vacancies as compared to He + (refer to vacancy profiles in Fig. 2 ), but the sheet resistivity of He + ion cases is relatively higher. This may well be attributed to the chemical nature of Carbon atoms, confirming the results obtained in the I-V analysis of these devices presented in Fig. 3 . Carrier mobilities tend to follow the converse trend as compared to the sheet resistance in both the implant cases. The annealing dynamics seen to play a critical role in the recovery of damage in the lattice and consequently improving the conductivity (while reducing the extent of isolation achieved within the GaN-based PIC platform). This behavior is visible in both the device sets in case of He + and C + implants undergoing a progressively rising annealing temperature cycles.
To inspect the photon driven carrier activation in GaNbased PIC platform, kinetics of electric current under dark and luminous condition at variable electric field was also performed. We have specially employed these measurements at zero applied bias, as well, to inspect the photo-induced charge voltaicity phenomena, for both the implant cases. Fig. 6 shows the current kinetics of C + and He + implant driven carrier isolated regions at 0V, for reference point in this study.
During these measurements the samples were subjected initially under dark at a less than 200 lux intensity for 10 seconds and then subjected to luminous conditions at an intensity of about 179000 lux for next 10 seconds followed by another dark condition at 0 volt applied bias. This can be noticed from Fig. 6 that the dark and luminous current have different magnitudes. As these measurements were performed under 0 volts applied bias thus the extent of larger current (during luminous condition) in both cases depicts that the photoinduced potential has developed that is contributing towards the higher magnitude of current. In both the implant cases, for annealing temperature at 1000 • C, there is no significant change in current observed.
To gauge the photoconductive phenomena which is essential to address the free carrier loss mechanism in III-nitrides based PICs, we have performed same measurements under different bias conditions i.e. 1V-5V. The kinetics of current of He + and C + implanted regions at 5V are shown in Fig. 7 . This shows that at higher annealing temperature (i.e. 1000 • C) there is no photo response seen i.e. dark and photo currents are same.
This can be noticed from both the as-implant cases that there is hardly any photo response observed. This may be due to the larger extent of physical damage which has prevailed after implantation, confirming the presence of an isolated region. As soon as these implanted samples are treated with thermal flux, they become activated and such physical region can be used as photonic node (transmitter). The exact values of dark and luminous currents under different bias conditions achieved after repetitive measurements are reported in table  2 and table 3 for, He and C ions respectively. These are the magnitudes of dark and photo currents under multiple biased conditions that we have already pointed out spectroscopically in Fig. 6 for 0V and 5V bias regimes under fixed optical power. From these two tables one may clearly see that how much current been increased by incident photons at a particular implanted regions.
V. CONCLUSION
As the free carrier transmission and free carrier loss is an important phenomenon in the efficient development and usage of III-Nitride based PICs; we have studied the ioninduced carrier removal technique in Si-doped GaN on Sapphire platform for integrated photonics applications. The isolation regions were fabricated by the duly simulated multi-energy Carbon and single-energy Helium implantation. The extent of the isolation achieved in both the cases is appreciably over 10 9 / . After annealing; owing the progressive damage recovery; the sheet resistance tends to decrease to half or even lesser the value of the optimum isolation achieved in case of Helium and Carbon implant GaN-based PIC platform; respectively. The mobilities of as-implanted and progressively annealed samples signifies the possibility of high and low-free carrier loss during a photonic activity on the integrated platform. Current-voltage (I-V) characteristics of both implant cases provide an insight to possible damage mechanism in relatively ''lighter and inert Helium''-and ''slightly heavier and chemical Carbon''isolated devices. It is evident from this analysis that for higher annealing temperatures, the conductivity of implanted region increases which eventually contributes to the higher leakage current. Further; the carrier transport/isolation behavior is found dependent on the annealing schedule as well as the applied electric field. The activation energy of non-irradiated device measured as 0.0776eV is found increased manifolds after the combined ion irradiation and annealing cycle at specific temperatures. The dark and photo current investigated especially at ground condition (0V) and at variable bias conditions provided an insight to the photo-conductivities of the ion-induced isolated regions of GaN based PIC platform. Annealing of this device matrix at higher temperatures (such as 1000 • C) yielded no difference in dark and photo currents. The analysis presented in this study may have ramifications for PIC designers for applications in low loss GaN devices under low photon power injection.
